



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

09/909,049

07/18/2001

Suresh Katukam

CISCP694

8487

54406

7590

07/02/2007

AKA CHAN LLP / CISCO
900 LAFAYETTE STREET
SUITE 710
SANTA CLARA, CA 95050

EXAMINER

CHEA, PHILIP J

ART UNIT

PAPER NUMBER

2153

MAIL DATE

DELIVERY MODE

07/02/2007

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.

09/909,049

Applicant(s)

KATUKAM ET AL.

Examiner

Philip J. Chea

Art Unit

2153

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 16 April 2007.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1,4-6,8-11,19-27 and 37-47 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,4-6,8-11,19-27 and 37-47 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 7/01; 1/05 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- ☒ Notice of References Cited (PTO-892)
- ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- ☐ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____
- ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- ☐ Notice of Informal Patent Application
- ☐ Other: _____

Art Unit: 2153

DETAILED ACTION

This Office Action is in response to an Amendment filed April 16, 2007. Claims 1,4-6,8-11,19-27, and 37-47 are currently pending. Any rejection not set forth below has been overcome by the current Amendment.

Claim Objections

1. Claims 19 and 24 are objected to because of the following informalities:

As per claim 19, line 8, "in put" is apparently "is input".

As per claim 24, line 8, "in put" is apparently "is input".

Appropriate correction is required.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1,5,8-11,19,21-24,26-27,37-38,44-47 are rejected under 35 U.S.C. 102(e) as anticipated by or, in the alternative, under 35 U.S.C. 103(a) as obvious over Baugher et al. (US 5,819,043), herein referred to as Baugher.

As per claims 1, Jain discloses a system for computing paths between a first node and a second node within a network, as claimed, comprising:

a memory (see paragraph [0063]);

a route generator being arranged to generate a primary circuit path between the first node and the second node, the primary path including a first element selected from the plurality of elements (see paragraph [0079-0080], where primary path is a path from a base node to end node) further being arranged to specify circuit characteristics for the primary circuit path and for the alternate circuit path (see

Art Unit: 2153

paragraph [0081] and [0098], where a node or link can be protected implying that an alternate node or link is implemented and the circuit characteristics are considered the nodes and links that make up the alternate path); and

a list mechanism, the list mechanism being stored in the memory, the list being arranged to identify the first element, wherein the route generator is further arranged to generate an alternate circuit path between the first node and the second node using the list mechanism and the input, wherein the alternate circuit path does not include the first element identified by the list mechanism (see paragraph [0078 and [0081])).

Although the system disclosed by Jain shows substantial features of the claimed invention (discussed above), it fails to disclose wherein the route generator is configured to generate a nodal diverse alternate circuit path when a nodal diverse constraint is input, and further configured to generate a link diverse alternate circuit path when a link diverse constraint is input.

However, Jain does show that alternate label switched paths are defined, as such the protection label switched paths allow data to be re-routed so as to avoid failed network nodes as well as failed network links (see paragraph 76).

In analogous art, Baugher discloses that a human being is the most adaptable control means yet devised (see column 3, lines 9-14). Therefore, at the time of the invention, a person having ordinary skill in the art would have found it obvious to create a user interface operable by a network administrator or other system user allowing one to input the alternate label switched paths as defined by the system of Jain, wherein the alternate label switched paths can be nodal diverse or link diverse.

As per claims 2, Jain in view of Baugher further disclose a system, as claimed, wherein the first element is a link (see Jain paragraph [0098]).

As per claims 3, Jain in view of Baugher further disclose a system, as claimed, wherein the first element is a node (see Jain paragraph [0098]).

As per claim 5, Jain in view of Baugher further disclose a system, as claimed, wherein the route generator is arranged to generate the primary circuit path that includes the first element and a set of

Art Unit: 2153

elements (see Jain paragraph [0098], where having a protected path implies that there is a primary path to protect), and the list mechanism is arranged to identify the first element and the set of elements as being inaccessible for use in generating the alternate circuit path (see Jain paragraph [0098], where a protected path may be a series of links and nodes, implying a set of elements inaccessible for use in generating the alternate circuit).

As per claim 8, Jain in view of Baugher further disclose a system, as claimed, wherein when the nodal diverse constraint is input, the first element is a node (see Jain paragraph [0098]).

As per claim 9, Jain in view of Baugher further disclose a system, as claimed, wherein when the link diverse constraint is input, the first element is a link (see Jain paragraph [0098]).

As per claim 10, Jain in view of Baugher further disclose a system, as claimed, wherein the device is associated with the first node (see Jain paragraph [0063]).

As per claim 11, Jain in view of Baugher further disclose a system, as claimed, wherein the route generator is further arranged to implement the primary circuit and the alternate circuit path (see Jain paragraph [0062]).

As per claims 19 and 24, Jain in view of Baugher further disclose an element for use in an optical network, the optical network including a plurality of links, the element comprising:

a memory (see Jain paragraph [0063]);

a route generator, the route generator being arranged to compute a first circuit path between the element and the destination node, the first circuit path including a first link included in the plurality of links (see Jain paragraph [0079-0080], where primary path is a path from a base node to end node) wherein the route generator is configured to generate a nodal diverse alternate circuit path when a nodal diverse constraint is input (see discussion above regarding the input of diverse constraints), and further configured to generate a link diverse alternate circuit path when a link diverse constraint is input (see Jain paragraph [0098]), the input further being arranged to specify circuit characteristics for the first circuit path and for the second circuit path (see Jain [0102]); and

Art Unit: 2153

a list, the list being stored in the memory, the list including a plurality of identifiers, the plurality of identifiers being arranged to identify selected links included in the plurality of links, the plurality of identifiers including a first identifier that identifies the first link, wherein the route generator is further arranged to compute the second circuit path using the list and the input, wherein the second circuit path includes a second link included in the plurality of links and does not include the selected links identified by the plurality of identifiers included in the list (see Jain paragraph [0078-0081] and [0098]), wherein a failure of any of the selected links identified by the plurality of identifiers included in the list does not affect computing of the second circuit path.

As per claim 21, Jain in view of Baugher further disclose a system, as claimed, wherein the element described in claim 19 is a source node (see Jain paragraph [0077]).

As per claim 22, Jain in view of Baugher further disclose a system, as claimed, wherein route generator identifies a first link to place in the list (see Jain paragraph [0098]).

As per claim 23, Jain in view of Baugher further disclose identifiers that are arranged to identify the selected links included in the plurality of links and to place the plurality of identifiers that are arranged to identify the selected links included in the plurality of links in the list (see Jain paragraph [0080]).

As per claim 26, Jain in view of Baugher further disclose an element applied to claim 23 above as a source node (see Jain paragraph [0077]).

As per claim 27, Jain in view of Baugher further disclose an element applied to claim 23 above to place the first identifier that identifies the first node in the list (see Jain paragraph [0080]).

As per claim 37, Jain in view of Baugher further disclose that the route generator is arranged to generate the primary circuit path and the alternate circuit path as nodal diverse paths in which the primary circuit path and the alternate circuit path have substantially no common nodes between the first node and the second node, and wherein when the primary circuit path and the alternate circuit path are the nodal diverse paths, the first element is a node (see Jain paragraphs [0078-0081] and paragraph [0098]).

As per claim 38, Jain in view of Baugher further disclose that the route generator is arranged to generate the primary circuit path and the alternate circuit path as link diverse circuit paths in which the primary circuit path and the alternate circuit path share substantially no links between the first node and

Art Unit: 2153

the second node, and wherein when the primary circuit path and the alternate circuit path are the link diverse circuit paths, and the first element is a link (see Jain paragraphs [0078-0081] and paragraph [0098]).

As per claim 44, Jain in view of Baugher disclose a method for computing circuit paths between a first node and a second node within a network, the network including a plurality of elements, the network comprising:

receiving an input, the input specifying a nodal diverse constraint or a link diverse constraint for an alternate circuit path between the first node and the second node relative to a primary circuit path between the first node and the second node, the input further being arranged to specify circuit characteristics for the primary circuit path and for the alternate circuit path (see Jain paragraph [0098] and [0102]);

generating the primary circuit path, the primary circuit path including a first element selected from the plurality of elements, wherein generating the primary circuit path includes accounting for the specified circuit characteristics (see Jain paragraph [0102-0103]);

creating a list, the list being arranged to identify the first element (see Jain paragraph [0080]);

storing the list in a memory (see Jain paragraph [0080] and [0063]); and

generating a nodal diverse alternate circuit path when a nodal diverse constraint is received and generating a link diverse alternate circuit path when a link diverse constraint input is received (see discussion above regarding the input constraints), the alternate circuit path to not include the first element and to account for the specified circuit characteristics, wherein generating the alternate circuit path includes accessing the stored list and identifying the first element stored in the first list as being blocked from use in routing the alternate circuit path and wherein a failure of the first element does not affect generating the alternate circuit path (see Jain paragraph [0080-0081]).

As per claim 45, Jain in view of Baugher further disclose that the specified circuit characteristics include one selected from a group including a shortest path characteristics and a load balancing characteristic (see Jain paragraph [0084]).

Art Unit: 2153

As per claim 46, Jain in view of Baugher further disclose that the nodal diverse constraint specifies that any nodes in the primary circuit path between the first node and the second node are not included in the alternate circuit path and wherein the link diverse constraint specifies that any links in the primary circuit path between the first node and the second node are not included in the alternate circuit path (see Jain paragraph [0098] and [0081]).

As per claim 47, Jain in view of Baugher further disclose that the circuit characteristics include a load characteristic (see Jain paragraph [0103]).

4. Claims 4,6,20,25,39-43 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jain in view of Baugher as applied to claims 1, 5, 12,19,24 above, and further in view of Applicant's admitted Prior Art.

As per claims 4,6,20 and 25, Jain discloses means for identifying the link as being inaccessible to the alternate circuit path, wherein the means for including the identifier which identifies the first element as being inaccessible for use as a part of the alternate circuit path is arranged to include an identifier which identifies the link as being inaccessible to the alternate circuit path in the list (see Jain paragraph [0078]).

Although the system disclosed by Jain in view of Baugher shows substantial features of the claimed invention (discussed above), it fails to disclose the link being a protected link.

Nonetheless, these features are well known in the art and would have been an obvious modification of the system disclosed by Jain in view of Baugher, as evidenced by the Applicant.

In an analogous art, the Applicant discloses that it is old and well known in the art to have a network that contains protected links (see Specification page 2, lines 17-27). Further it would have been obvious to modify Jain in view of Baugher by enabling the alternate circuit path to avoid the protected link and identify it as being inaccessible in order to avoid the high costs incurred of traversing the protected link.

Art Unit: 2153

As per claim 39, Jain in view of Baugher in view of Applicants admitted Prior Art discloses a memory (see Jain paragraph [0063]);

a route generator being arranged to generate a primary circuit path between the first node and the second node, the primary path including a first element selected from the plurality of elements (see Jain paragraph [0080-0081]), wherein the route generator is to generate a nodal diverse alternate circuit path when a nodal diverse constraint is input, and further configured to generate a link diverse alternate circuit path when a link diverse constraint is input (see discussion above regarding input and also Jain paragraphs [0098]), the input further being arranged to specify a load characteristic that is to be accounted for when the alternate circuit path is generated (see Jain paragraph [0102-0103]); and

a list mechanism, the list mechanism being stored in the memory, the list being arranged to identify the first plurality of elements and at least one protected element (see Jain paragraph [0080] and discussion above regarding Applicants admitted Prior Art), wherein the route generator is further arranged to generate an alternate circuit path between the first node and the second node using the list mechanism and the input, wherein the alternate circuit path does not include the first plurality of elements and at least one protected element identified by the list mechanism (see Jain paragraphs [0078-0081], and discussion above regarding Applicants Prior Art).

As per claim 40, Jain in view of Baugher in view of Applicants admitted Prior Art further disclose the first plurality of elements are link diverse constraint (see Jain paragraph [0098]).

As per claim 41, Jain in view of Baugher in view of Applicants admitted Prior Art further disclose that the first plurality of elements are nodes if the input specifies a nodal diverse constraint (see Jain paragraph [0098]).

As per claim 42, Jain in view of Baugher in view of Applicants admitted Prior Art further disclose that the list mechanism is a tabular list (see Jain paragraph [0063]).

As per claim 43, although Jain in view of Baugher in view of Applicants admitted Prior Art does not expressly disclose that the tabular list includes a heading area that identifies the first plurality of elements and a heading area that identifies the at least one protected element, Jain in view of Baugher does show that a table can be used to store possible points of failure that require protected links and/or

Art Unit: 2153

nodes. At the time of the invention, a person skilled in the art would have found it obvious to include a heading area to identify the protected links and/or nodes and a heading area that identifies the at least one protected element in order to avoid the high costs incurred of traversing the protected link.

Response to Arguments

5. Applicant's arguments with respect to claims 1,4-6,8-11,19-27, and 37-47 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Philip J. Chea whose telephone number is 571-272-3951. The examiner can normally be reached on M-F 6:30-4:00 (1st Friday Off).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Glenn Burgess can be reached on 571-272-3949. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

PJC 6/11/07

Philip J Chea
Examiner
Art Unit 2153



GLENTON B. BURGESS
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100